Search Jobs

Search by job, company or skills

Emulation Engineer

Emulation Engineer

Mirafra Technologies
  • Posted a month ago
  • Be among the first 10 applicants

Job Description

Mirafra is hiring for Emulation Engineers with 5+Yrs Emulation experience.

job Description

* Mandatory skills - Emulation model development, transactor integration, or model bring-up activities.

* Substantial knowledge of emulation platforms offerings from various vendors such as Synopsys, Cadence, Siemens including extensive experience in building complex SOC emulation models

* Working knowledge in one or more of the following: Processor architecture, SOC components, SOC inter-connect buses, IO protocols (PCIe, CXL, Ethernet) and memory technologies interfaces (DDR, HBM)

* Experience in coding in scripting languages like Perl, Python, Tcl & UNIX Shell etc

* Ability to define the emulation strategy and platform requirements, Develop emulation test plan and drive execution of the emulation verification for large products on emulation platform such as Veloce, Zebu and Palladium.

Regards

Kalpana Bhatia

TA-Lead -Mirafra

More Info

Key Skills

Building complex SOC emulation models

Emulation model development

Memory technologies interfaces

Transactor integration

SOC inter-connect buses

SOC components

IO protocols

Model bring-up activities

HBM

Zebu

Veloce

CXL

Similar Jobs

3-5 yrs
Bengaluru, India
Skills:
DebuggingSoftware testing accelerationEmulationZebuVeloceHardware design validationPalladium
7-9 yrs
Bengaluru, India
Skills:
lauterbach SpiCSystemcUsbShellTclVerilogJtagPythonPciePerlDDRAxiCoresightLPDDRRTLUltraSoCCadence PalladiumsystemverilogVHDLCadence Palladium XPZeBu
6-10 yrs
Bengaluru, India
Skills:
CCpuShellPerlPythonTclContent Debug supportDSP CorePlace and Route ConstraintsEmulation PlatformsPalladiumFPGA PrototypingSynthesisWaveform generationVeloceClocking and System DebugTCI
4-6 yrs
Bengaluru, India
Skills:
PerlVerilogPythonTclCadence XceliumPalladiumRtl DesignSynopsys VCSVHDLZebuSoC VerificationVelloce
6-10 yrs
Bengaluru, India
Skills:
PerlVerilogPythonTclCadence PalladiumRTLDigital Designemulation compile mappingsystemverilogaccelerationASIC SoC emulationUVM-based verification environmentsSynopsys ZeBuruntime conceptspartitioning