Display System Performance - Lead Engineer

General Summary:

Join Qualcomm's Display Systems team as a Performance and Power Analysis Engineer responsible for analyzing, modeling, and optimizing performance and power across chip development stages. Collaborate with architecture, design, software, and verification teams to meet aggressive power and performance goals for next-gen semiconductor technology.

Responsibilities:

• Develop and maintain architectural-level and cycle-accurate models for performance and power estimation.
• Analyze trade-offs among performance, power, and area (PPA) at architecture and microarchitecture levels.
• Influence design decisions early in the design cycle through power and performance analysis.
• Collaborate with architecture and design teams to evaluate design options and optimize power/performance.
• Identify performance bottlenecks and power inefficiencies via detailed analysis.
• Perform power profiling and characterization under various workloads and operating conditions.
• Implement power reduction techniques such as clock gating, power gating, voltage scaling.
• Analyze and debug power/performance issues during simulation, emulation, and silicon bring-up.
• Create detailed reports and presentations for cross-functional teams and senior leadership.
• Keep updated on industry trends and improve internal tools and flows for power/performance analysis.
• Collaborate with verification teams to define and execute validation plans.
• Validate model accuracy through correlation with RTL simulations, emulation, and silicon data.

Minimum Qualifications:

• Bachelor's degree in Engineering, Information Systems, Computer Science, or related field with 3+ years systems engineering experience OR
• Master's degree with 2+ years experience OR
• PhD with 1+ year experience in systems engineering.

Preferred Qualifications:

• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
• 5–8+ years experience in performance and power analysis for ASIC or SoC designs.
• Strong knowledge of computer architecture, microarchitecture, and digital design.
• Experience developing/using performance and power models using SystemC, Python, C++, or custom frameworks.
• Proficiency with performance and power tools like Synopsys PrimeTime PX.
• Solid understanding of power management and low-power design methodologies.
• Familiarity with simulation, emulation, silicon bring-up, and post-silicon characterization.
• Strong analytical skills and ability to interpret complex data.
• Excellent communication and teamwork abilities.
• Bonus: Experience with machine learning for power/performance prediction.
• Bonus: Experience with iOS/Xcode profiling and development.