Search by job, company or skills

P

DFT Engineer

Save
  • Posted 2 days ago
  • Be among the first 20 applicants
Early Applicant
Quick Apply

Job Description

Key Responsibilities:

  • Implement and verify DFT logic including MBIST, scan chains, scan compression, TAP, iJTAG, and eFuse.
  • Perform scan insertion, ATPG pattern generation, and coverage analysis.
  • Execute MBIST insertion, simulation, and debug at RTL and gate levels.
  • Collaborate with silicon and test engineering teams to create test plans and generate test patterns.
  • Participate in post-silicon bring-up, diagnostics, and characterization activities.
  • Work with EDA and IP vendors to adopt advanced DFT/DFD/DFY methodologies.
  • Integrate DFT/BIST flows into synthesis and ensure timing closure across all stages.
  • Utilize Verilog HDL, simulation, and waveform debugging tools for design verification.
  • Apply strong understanding of clock domain crossings and the impact of DFT on synthesis and physical design.
  • Hands-on experience with Mentor DFT and Synopsys simulation tools is essential.

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Proxelera is your premier outsourced product development partner (OPD), specializing in Semiconductors, Systems, and Bespoke Hardware. Proxelera combines process rigour with advanced technical expertise to deliver transformative solutions while fostering industry-academia collaboration and VLSI talent development.

Job ID: 133332121

Similar Jobs

Bengaluru, India

Skills:

bist simulation and verification flowScan InsertionDFT specification definitioncompressed ATPG patternsdebug and validation of DFT featuresanalog mixed-signal IPssilicon bring-upgate level simulationsASIC DFT synthesislow power designsIJTAG tools and flow

Bengaluru

Skills:

JtagVerilogDftMentor TessentTestCompressTestKompressATPGMBISTScan InsertionScan Chain DebugIJTAGIEEE 1500GLSNCSimXcelium

Early Applicant
Bengaluru, India

Skills:

VcsPerlPythonTclScan InsertionPost-silicon validationP1687TetraMaxATE patternsTessentJTAG protocolsATPGGate level simulationTestMax

Bengaluru, India

Skills:

Static Timing analysisBoundary Scan inserting tap controllergenerating TDL for ATEDFT simulation with and without SDFanalysing and improving scan coverageP1500Synthesis and formal verification toolsRTL based and netlist-based insertion flowsStuck-At and At-Speed FaultsInserting Scan and generating ATPG vectorscharacterization DC CharacteristicsDFT tools from MentorMBIST insertion and simulation

Hyderabad, India

Skills:

JtagTcl Scriptingscan insertion techniquesDFT IP integrationMemory BIST generationMBISTAnalog Macro testsgate level simulationFault ModelsATPGScantest point insertionSDF simulations