Search Jobs
Search by job, company or skills
Search by job, company or skills
Skills and Experience Required
Hands on experience in Inserting Scan and generating ATPG vectors for
Stuck-At and At-Speed Faults. In-depth experience in analysing and improving scan coverage
Hands on experience in MBIST (insertion and simulation)
Experience in Boundary Scan, inserting tap controller and P1500
Experience in RTL based and netlist-based insertion flows
Experience in DFT simulation with and without SDF Experience in Synthesis and formal verification tools
Experience in characterization (DC Characteristics)
Experience in generating TDL for ATE and working closely with ATE team during bring-up phase
Good exposure to DFT tools from Mentor, Synopsys and Cadence
Good scripting know-how in Perl and TCL
Experience in Static Timing analysis preferred
Educational Qualification: BE/ME or BTech /MTech
Job ID: 149379831
Skills:
boundary scan , Digital Logic Design, Jtag, Perl, Verilog, Loopback, Python, Tcl, Timing Analysis, MBIST, DFT methodologies, Siemens Tessent, circuit fundamentals, compressed scan, IEEE 1500, IEEE 1687, ATPG coverage analysis, Cadence Modus, Genus, SDF-based simulations
Skills:
Perl, Python, Tcl, DFT rule compliance, low-power DFT methodologies, Modus EDT, ATPG test patterns, clock gating, IEEE 1149.1 JTAG, DFT architecture, power domain testing, IEEE 1500 standards, scan compression techniques, IJTAG, scan insertion strategies
Skills:
Tcl Scripting, Perl, Dft, Gate level simulations, Zero delay Timing Delay simulations, PD flow knowledge, ATPG Pattern generation, Timing Formal verification, JTAG P1500 protocols, SCAN DRC
Skills:
Jtag, Python, Perl, Uvm, SV, Memory BIST, ATPG, NVIDIA custom tools
Skills:
Jtag, Test Strategy, Python, Tcl, compression boundary scan, scan architecture, DFT specifications, MBIST repair, STA debug, SDC, IO and clock constraints, ATPG, SSN methodology, DFT timing constraints, 1500 iJTAG, hierarchical DFT methodology
We don’t charge any money for job offers
