Search by job, company or skills

mettlesemi systems and technologies private limited

DFT ENGINEER

mettlesemi systems and technologies private limited
Bengaluru, India
6-8 Years
Save
new job description bg glownew job description bg glow
  • Posted 2 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

  • Join Mettlesemi's DFT design team to develop next-gen chips with a revolutionary architecture.
  • Contribute to a multifaceted DFT approach, including architecture definition, logic design, verification, test pattern generation, and chip bring-up.
  • Work in a dynamic, open, and fast-paced environment on cutting-edge silicon chip technologies.
  • Shape the future of chips for top-notch clients.

Key Job Responsibilities

  • Senior DFT Engineer pivotal in device lifecycle, from definition to mass production.
  • Collaborate with VLSI groups (chip design, verification, backend, test, and reliability).
  • Develop, implement, and verify DFT on complex SOCS.
  • Work closely with architecture team for DFT understanding.
  • Ensure DFT design rules compliance with design teams.
  • Collaborate with physical design team to meet DFT requirements.
  • Expertise in SOC-level DFT techniques (ATPG, MBIST, JTAG, boundary scan).

Basic Qualifications

  • 6+ years chip design experience.
  • 4+ years as a DFT engineer in a semiconductor company.
  • Bachelor's/Master's in Electrical/Electronics Engineering.
  • Strong post-silicon DFT bring-up and debug experience.
  • Hands-on experience with multi-vendor DFT tools.
  • Proficiency in ATPG tools (Mentor TK). Exposure to static timing analysis; timing closure.
  • Excellent scripting skills in Perl/Tcl/Tk/Python.
  • Knowledge of DFT technologies (JTAG, MBIST, Scan).
  • Experience with RTL Coding (Verilog, System Verilog, VHDL).

Preferred Qualifications

  • Expertise in DFT methodologies (scan insertion, scan compression, boundary scan, memory BIST).
  • Experience with DFT tools (Tessent, ATPG, MBIST, JTAG).
  • Proficiency in Shell/Perl/Tcl and other scripting languages.
  • Familiarity with ATE.
  • Chip design, Verilog, and System Verilog. Verification, UVM methodology.
  • ATPG tools, scan insertion tools, gate-level simulations. Static timing analysis. Scripting (Perl/Tcl).

Interpersonal Skills

  • Energetic, self-motivated Leader and Team player
  • Proactive, detail-oriented, and quality-focused.
  • Strong communication and reporting skills.
  • Ability to collaborate with cross-national partners

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Semiconductor
Employment Type:
Full time

Job ID: 147372359

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 14-05-2026 01:21:40 AM
Homejobs in Bengaluru / BangaloreDFT ENGINEER

Similar Jobs

Full Chip Front-End DFT Engineer

Google India
Bengaluru, India

Skills:

rtl verification , SoC-level DFT architecture implementation, LINT, Synthesis, ATPG, DFT timing, DFT Embedded Deterministic Test EDA tool Tessent, SoC DFT RTL implementation, MBIST, Low Power designs

DFT Engineer

Mahindra Satyam
Bengaluru, India

Skills:

boundary scan , bist , DFT Engineering, Pattern Retargeting, Coverage analysis and improvement, Scan Chains, Xelium, Synopsys DFT Compiler, Scan Insertion, ATPG, DFT DRC Debugging and Resolution, Test Kompress

ASIC DFT Engineer - 4 to 8 yrs

Cisco Home
Bengaluru, India

Skills:

Vcs, System Verilog, JTAG protocols, ATPG, Logic Equivalency checking, Gate level simulation debugging, Scan and BIST architectures

Senior DFT Engineer - Hardware

nvidia ai
Bengaluru, India

Skills:

Perl, Logic Design, Python, DFT Engineering, SV, Post Silicon Testing, Coverage metrics, Constrained random testing, Uvm, Profiling Tools, Architecture Verification

Senior DFT Engineer

Analog Devices
Bengaluru, India

Skills:

Soc Architecture, tessent DFT, DFT architecture definition, HDLs, Genus, Scan, Cadence digital implementation tools, Tempus, MBIST, JTAG boundary scan, ATPG flow implementation