Search by job, company or skills

radiant semiconductors

Design Verification Engineer

Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted 15 hours ago
  • Be among the first 20 applicants
Early Applicant

Job Description

We are looking for a Design Verification (DV) Engineer with strong expertise in Ethernet protocols to join our verification team. The candidate will be responsible for verifying complex networking IPs (MAC/PCS/PHY) and ensuring high-quality silicon delivery.

Responsibilities

  • Develop and execute verification plans for Ethernet IPs.
  • Build and maintain UVM/SystemVerilog-based benches.
  • Create cases, sequences, scoreboards, and coverage models.
  • Debug RTL issues and analyse failures using simulation tools.
  • Work closely with design, architecture, and physical design teams.
  • Ensure functional and code coverage closure.
  • Participate in review cycles (test plan, code, coverage).

Requirements

  • Strong hands-on experience in SystemVerilog and UVM.
  • Good understanding of Ethernet protocols (1G / 10G / 25G / 40G / 100G).
  • Knowledge of MAC, PCS, and PHY layers.
  • Experience in verification methodologies (UVM, OVM/VMM).
  • Debugging skills using tools like Verdi / SimVision / DVE.
  • Experience with coverage-driven verification.
  • Familiarity with protocol compliance and packet-level debugging.

Good To Have

  • Experience with AXI / AHB / APB interfaces.
  • Knowledge of SerDes / high-speed interfaces.
  • Scripting knowledge in Python / Perl / Shell.
  • Exposure to emulation / FPGA prototyping.

This job was posted by Prathyush Vashista from Radiant Semiconductors.

More Info

Job Type:
Function:
Employment Type:

Job ID: 147211463

Similar Jobs

Bengaluru, India

Skills:

VerilogVHDLsimulation debuggingDO-254traceability validation methodologiescoverage-driven verificationsystemverilog

Bengaluru, India

Skills:

GitPerlJiraPythonUvmsystemverilog

Bengaluru, India

Skills:

PythonTclAnalog mixed-signal IC designbehavioral modelingsystemverilogSpectreRtl DesignVerification methodologiesMixed-signal simulation toolsVerilog-AMSAMS DesignerCadence Virtuoso

Bengaluru, India

Skills:

test environments Machine LearningTest CasesArtificial Intelligenceindustry-standard simulatorslow-power design verificationregression systemsAI ML acceleratorsvector processing unitssystemverilogrevision control systemsverification testbenchesfunctional coverageSVA

Bengaluru, India

Skills:

Ethernet IEEE 802.3waveform analysislog tracingUvmdirected testingsystemverilogfunctional and code coverage closure