Search by job, company or skills

Quest Global

Design Verification Engineer

Quest Global
Bengaluru, India
3-5 Years
Save
new job description bg glownew job description bg glow
  • Posted 2 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Requirements

Job Summary

We are seeking a talented and detail-oriented Design Verification Engineer to join our core team. As a DV Engineer, you will play a crucial role in ensuring the functional correctness and quality of complex IP blocks and subsystems. This role requires a deep understanding of modern verification methodologies. You will be responsible for developing sophisticated, reusable verification environments from scratch using SystemVerilog and the Universal Verification Methodology (UVM).

Key Responsibilities

  • Analyze design specifications and collaborate with architects and RTL designers to develop comprehensive, coverage-driven verification plans.
  • Architect, develop, and maintain robust, scalable, and reusable UVM-based testbench environments.
  • Implement key testbench components, including UVM agents (drivers, monitors), scoreboards, and sequences.
  • Develop and execute a mix of constrained-random and directed test cases to thoroughly validate design functionality and hit complex corner cases.
  • Debug RTL and testbench failures, performing deep root cause analysis using waveforms and logs, and work with designers to resolve issues.
  • Define and implement functional coverage models (covergroups) and assertion-based checks (SVA) to measure the effectiveness of the verification effort.
  • Analyze coverage reports, identify verification gaps, and develop strategies to achieve 100% coverage closure.
  • Enhance and maintain regression suites and automate verification flows using scripting languages to improve efficiency.

Required Qualifications & Skills

  • Education: Bachelor's or Master's degree in Electrical Engineering (EE), Computer Engineering (CE), or a related discipline.
  • Experience: 3+ years of direct, hands-on experience in ASIC/SoC design verification.
  • SystemVerilog Expertise: Expert-level proficiency in SystemVerilog, including a strong grasp of Object-Oriented Programming (OOP) concepts, constrained-random stimulus generation, and assertion-based verification (SVA).
  • UVM Mastery: Deep, practical experience with the Universal Verification Methodology (UVM). This includes building complete testbenches with agents, sequencers, scoreboards, and leveraging the UVM factory and configuration database.
  • Verification Fundamentals: Solid understanding of modern verification principles, including coverage-driven methodologies, test planning, and advanced debug techniques.
  • Protocol Knowledge: Hands-on experience verifying at least one standard industry protocol such as AXI, AHB, PCIe, DDR, Ethernet, or similar.
  • Tools: Proficiency with industry-standard EDA simulation tools like Synopsys VCS, Cadence Xcelium, or Siemens Questa.
  • Scripting: Strong scripting skills in a language like Python, Perl, or Tcl for automation.

Preferred/Desired Qualifications

  • Experience with C/C++ for creating reference models or for co-simulation environments.
  • Familiarity with formal verification techniques and tools.
  • Experience with Gate-Level Simulations (GLS) and debugging timing-related issues.
  • Knowledge of low-power verification techniques (UPF).
  • Prior experience contributing to post-silicon validation and debug.

Work Experience

Preferred/Desired Qualifications

  • Experience with C/C++ for creating reference models or for co-simulation environments.
  • Familiarity with formal verification techniques and tools.
  • Experience with Gate-Level Simulations (GLS) and debugging timing-related issues.
  • Knowledge of low-power verification techniques (UPF).
  • Prior experience contributing to post-silicon validation and debug.

More Info

Job Type:
Permanent Job
Industry:
Other
Function:
Engineering
Employment Type:
Full time

About Company

Quest Global

Job ID: 147502273

Jobs by Skill - IT
Jobs by Skill - Non IT
International Jobs
Last Updated: 15-05-2026 11:55:24 PM
Homejobs in Bengaluru / BangaloreDesign Verification Engineer

Similar Jobs

Design Verification Engineer, TPU, Google Cloud

Google India
Bengaluru, India

Skills:

bandwidth management , Microprocessor Cores, Specman E, hierarchical memory subsystems, Debug, interconnects, IP subsystem SoCs, congestion control, systemverilog, constrained-random verification, packet processing, Verification, standard IP components

Design Verification Engineer, Silicon and Systems Group

Amazon Railings
Bengaluru, India

Skills:

Usb, Fpga, Pcie, Perl, Python, verification methodologies, Emulation, coverage driven verification, directed constrained-random tests, Uvm, systemverilog, AMBA, formal verification, MIPI, Test Bench, transaction level modeling, AXI4

Digital Design Verification Engineer

texas instruments india
Bengaluru, India

Skills:

Fpga, hardware emulation, simulation platforms, IEEE 1500, verification methodologies, IEEE 1149.1, Palladium, Uvm, systemverilog

Coherency Design Verification Engineer (CHI / Multicore CPU)

7rays semiconductors
Bengaluru, India

Skills:

snoops, Coverage, SystemVerilog UVM assertions, ARM AMBA CHI, Ordering, caches, cache coherency concepts, MESI, SystemVerilog UVM, load store atomics, multicore CPU architectures, MOESI

Design Verification Engineer

ALTEN Calsoft Labs
Bengaluru, India

Skills:

Shell, Perl, Vcs, Python, Xcelium, QuestaSim, Uvm, systemverilog