Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Design Engineer I
Cadence

Design Engineer I

Cadence
2-10 Years
Not Disclosed

This job is no longer accepting applications

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

What we are looking for :

Minimum Qualifications:

. 2-10 years (with Btech) or 8 years (with Mtech) experience in Post-Silicon PHY, Systems Interop and Compliance testing.

. 2-3 years of management experience leading/mentoring a small team of engineers

. Physical Layer and Protocol layer experience on AT LEAST ONE High speed SERDES on PCIe/CXL/UCIe/Ethernet.

. Debug skills and Experience in using lab equipment such as Oscilloscopes, Bit Error Rate Testers, Protocol Exercisers, Analyzers.

Preferred Qualifications:

. Experience leading System testing efforts for SERDES solutions.

. Experience in PCIe/UCIe LTSSM states is a plus.

. 1-2 years of experience in FPGA Design and Schematic design.

. 1-2 years of IP/SoC Physical Layer Electrical Validation experience is a plus.

. Familiarity with Verilog RTL coding for FPGA, python,C/C++

. Good communication skills

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:
Permanent Job
Industry:
Hospitals/Healthcare/Diagnostics
Function:
Technology
Employment Type:
Full time

Key Skills

Verilog RTL coding

Analyzers

Oscilloscopes

PCIe UCIe LTSSM states

High speed SERDES

UCIe

Debug skills

Bit Error Rate Testers

IP SoC Physical Layer Electrical Validation

CXL

Protocol Exercisers

Post-Silicon PHY Systems Interop and Compliance testing

FPGA Design
C
Schematic design
Pcie
Ethernet
Python

About Company

Cadence is a health technology company helping the nation&#x26;#8217&#x3B;s most patient-centric health systems deliver more consistent, proactive healthcare every day. Cadence&#x26;#8217&#x3B;s remote patient intervention solution couples powerful new technology with clinical excellence, providing its patients a precise and personal level of care all outside of the four walls of the hospital.At Cadence, we aim to exceed the expectations of our patients, clinicians, and partners every day. Our team values trust and autonomy, and we empower one another to make decisions, solve problems and build something better. We give clear, candid feedback with the utmost honesty and encouragement. If you&#x26;#8217&#x3B;re interested in joining us, explore opportunities at www.cadence.care.

Last Updated: 01-07-2026 02:54:37 AM

Similar Jobs

RTL Design EngineerGtc Informatics Private Limited
G
4-10 yrs
₹ 15 - 20 LPA
Remote
Skills:
Verilog, Rtl Design, RTL Coding, Micro-architecture, systemverilog, RTL Design Engineer
Electronics Design EngineerGe Healthcare
3-5 yrs
Bengaluru, India
Skills:
altium , Orcad, Technical Documentation, Cadence, schematic capture, PCB design principles, hardware development processes, analog and digital circuit design, board bring-up debugging, EMC EMI design concepts, Regulatory Requirements
Design EngineerL&T Technology Services
L
7-16 yrs
Bengaluru, India
Skills:
Usb, DDR, Pcie, Verilog, Ethernet, LINT, cdc, Root Cause Analysis, AMBA protocols, Micro-Architecture Development, systemverilog, Synthesis, Axi, RDC, RTL Coding and Integration, Timing Analysis, APB, SERDES, Design Debug, ASIC SOC design, AHB, Rtl Design
RTL Design EngineerHCL TechBee
5-11 yrs
Bengaluru, India
Skills:
Perl, Shell scripting, Python, Sta, SDC constraints, RTL design using Verilog, ASIC SoC development, Timing Analysis, systemverilog, digital design concepts, VHDL, Functional Verification, RTL debugging, UVM-based verification environments, Timing Closure, synthesis flows
Mission Design Engineer 2Digantara
2-4 yrs
Bengaluru, India
Skills:
scheduling algorithms , Database Management, multithreading, Numpy, Git, Docker, Python, Cloud Computing, AWS, streamlit, Basilisk, orbital mechanics, stk, multiprocessing, FreeFlyer, GPU acceleration, Orekit, API integrations, gmat