Search by job, company or skills

Design Engineer

Early Applicant
  • Posted 8 hours ago
  • Be among the first 10 applicants

Job Description

Educational Qualification

BE/B.Tech in Computer Science Engineering (CSE)

Job Title: Software Engineer

Role Description

  • Develop and maintain applications in C++ within Linux environment
  • Work on semiconductor-related software modules
  • Support debugging, performance optimization, and testing

Skill Set Required

  • Strong C++ programming
  • Min 1–2 years experience in SEMI domain
  • Linux/Unix environment
  • Semiconductor domain knowledge
  • Good knowledge of C and C++, VC++
  • Good analytical and problem-solving skills.
  • Ability to work in Agile and remote work environment.
  • Good understanding of OOAD, Object oriented software development. Fair understanding of one of the programming languages Java, C++, python
  • Designing and implementing software of embedded
  • Designing, Developing, Coding, Testing and Debugging software
  • Must have good Communication and interpersonal skill.
  • Good attitude to learn and execute
  • Good presentation skills and experienced using MS office(Word, Excel, PPT)

More Info

Job Type:
Industry:
Employment Type:

About Company

Job ID: 152469051

Similar Jobs

Chennai, India

Skills:

UnixCLinuxPerlPythonSystem VerilogTclMixed Signal DesignEDA design flow and toolsCadence CAD Tools

Chennai, India

Skills:

UnixCLinuxPerlSystem VerilogPythonTclMixed Signal DesignEDA design flow and toolsCadence CAD Tools

Chennai, India

Skills:

UartUsbEmbedded COrcadBleRs232EthernetCanSpiI2cPythonZigbeeeagleAltium Designer32-bit MCUsPCB Design ToolsFusion 360Design for ManufacturabilityKiCadLoRaWANWi-FiAutomation hardware platformsEMI EMC complianceLinux Single Board ComputersRs485Industrial IoT

Chennai, India

Skills:

PythonGisPLS-TOWEROverhead transmission line designPLS-CADDPLS-POLEAutocadStructural load analysisTower spotting optimization

Chennai, India

Skills:

ClpShell scriptingPythonPerlTclDesign Compilerprimetimeretention cellsConformalTempusUPFpower switchesCadence GenusPhysical and low power aware synthesis using Synopsys Fusion CompilerUPF-based low-power architectureslevel shiftersPre-STA analysisSDC constraintsFormalityisolation cellsautomation and flow improvements using AI agentsTiming Closurelow-power methodologiesConformal ECOmulti-voltage designs

Beware of Scammers

We don’t charge money for job offers