Search by job, company or skills

G

CAD & Design Methodology Engineer - Front end verification

7-10 Years
new job description bg glownew job description bg glownew job description bg svg
  • Posted 5 days ago
  • Be among the first 10 applicants
Early Applicant
Quick Apply

Job Description

Your Job

  • Work closely with the IP design teams and EDA vendors to develop methodologies and flows for front end design view generation and verification. Front-end design views include Verilog views enabling efficient RTL and RTL2GDS design flows, test views, power intent.
  • Provide templates for views and view generation flows that can be smoothly integrated in IP design automation flows
  • Develop and deploy verification methodologies, flows, testbench and test case generation automation.
  • Interact closely with EDA vendors of tools and flows in, RTL simulation and analysis, Logic equivalence checking, power intent checking, test generation and test analysis, RTL synthesis.
  • Use scripting languages in a UNIX environment as well as advanced revision control and regression automation.
  • Work with cross-geo, cross-functional teams to understand requirements and communicate resolution in a timely manner.
  • Mentor and train junior engineers towards building effective software and automation features.

Required Qualifications:

  • Expertise in methodology front-end modelling of IP design blocks with focus on foundational IP: logic, IO, and memory
  • Verilog for RTL simulation
  • Gate simulation and timing annotation
  • Assertions
  • Verification test vector generation, coverage and regression automation
  • Production test views, test vector generation, test insertion, test coverage analysis
  • Modelling and verification of power intent
  • Sound knowledge of industry standard EDA tools and flows to support foundational IP, standard cell and memory designs with focus on
  • RTL simulation tools and flows
  • RTL synthesis and implementation flows
  • Logic equivalence checking
  • Static and dynamic assertion verification
  • Static and dynamic power intent verification

Preferred Qualifications:

  • Requires a Bachelor of Engineering (B.E.) or equivalent degree in a related field from an accredited university.
  • B.E./B.Tech + minimum of 8-10 years of relevant industry experience
  • 7-10 years of experience in relevant design or design enablement of IPs.
  • Language Fluency Fluent in English Language written & verbal.
  • Must have proficient knowledge of and experience with Unix environment.
  • Must have good technical verbal and written communication skills and ability to work with cross functional teams is necessary.
  • Be able to collaborate with program and technical design leads on multiple concurrent projects.
  • Should have excellent problem-solving skills, written & oral communication, teaming & interpersonal skills.
  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements, and programs.
  • Familiarity with standard engineering practices like Version Control systems, Configuration Management and Regression process.

More Info

Job Type:
Industry:
Employment Type:
Open to candidates from:
Indian

About Company

GlobalFoundries (GF) is one of the world’s leading semiconductor manufacturers. GF is redefining innovation and semiconductor manufacturing by developing and delivering feature-rich process technology solutions that provide leadership performance in pervasive high growth markets. GF offers a unique mix of design, development, and fabrication services. With a talented and diverse workforce and an at-scale manufacturing footprint spanning the U.S., Europe and Asia, GF is a trusted technology source to its worldwide customers.

Job ID: 119222755