Search by job, company or skills

ASIC VERIFICATION ENGINEER

  • Posted 9 hours ago
  • Be among the first 10 applicants

Job Description

Job Description:

Job Description

What You can Expect -

  • Work on Latest cutting edge CSG Switches.
  • To be part of the team working on defining many Firsts for the AI Network Infrastructure Ecosystem.
  • Develop and maintain verification Environment in Mix of SV/UVM.
  • Understanding of the End to End spec along with Network & System topology.
  • Closely working with Arch/uArch/Design team for Test Plan development and closure of the feature set across Blocks/Top level.
  • Coverage Closures, Gate Level Simulations along with end to end verification cycle.

What We Are Looking For -

  • Bachelor's/Masters/PhD with Verification experience of 8+ years
  • Wide exposure to chip level (SoC) verification and SystemVerilog/UVM methodology a MUST
  • Exposure to any one of the scripting languages - Perl or Python or SED/Awk
  • Expertise in Co-Simulations (HW/SW) Flow and debugs
  • Knowledge of networking protocols(L2/L3/L4, 1588TS, UEC) desired but not necessary.
  • Expertise in the High Speed bus protocols desired - PCIe, Ethernet, AXI4.0
  • Exposure the Chip level Interconnect/Testability Functions - JTAG, I2C, PLLs etc
  • Experience in GLS, Coverage Driven Methodology, ATE
  • Good exposure in Simulation tool usage for simulation (VCS) and waveform debug(Verdi) and formal tools like Jasper.
  • Exposure to Test Bench Accelerators /Emulation Platforms.

R026799


More Info

About Company

Job ID: 152470955

Similar Jobs

Bengaluru

Skills:

System VerilogMPHYUFSUniproAsic verificationUvm

Bengaluru, India

Skills:

CUartBashSpiDDRPciePerlVerilogI2cPythonSystem VerilogTcli2sDFX VerificationUvmAxiAPBAHB

Bengaluru, Hyderabad

Skills:

VerilogSystem VerilogAsic verificationUvmcpu designDDR4Memory

Early Applicant
Bengaluru, India

Skills:

System VerilogBuilding test benches from scratchData path verification performance testsGate level simulationASIC verification using UVMformal verification

Bengaluru, India

Skills:

System VerilogBuilding test benches from scratchASIC verification using UVM

Beware of Scammers

We don’t charge money for job offers