Search by job, company or skills

ASIC Engineer, Architecture

ASIC Engineer, Architecture

Meta Platform
3-7 Years
Not Disclosed
Quick Apply
  • Posted a month ago
  • Over 50 applicants have applied

Job Description

Job description

ASIC Engineer, Architecture Responsibilities

  • Work on advanced architecture, algorithms and models targeting Machine Learning solutions.
  • Analyze and map data center workloads to ASIC architecture, as well as develop performance and functional models to validate the architecture.
  • Implement and analyze algorithms and enhanced architecture for the data center Machine Learning accelerators.
  • Implement various models needed for the validation of the accelerators.
  • Create Machine Learning kernels to analyze the ASIC Architecture, and make the architecture optimal for ML workloads.

Minimum Qualifications

  • Currently has, or is in the process of obtaining, a Bachelors degree in Electrical Engineering, Computer Engineering or related field
  • More than 2 years of industry experience and knowledge of Computer Architecture concepts such as processor architecture, memory systems and on-chip interconnection networks.
  • Programming skills in C, C++ or related Object Oriented Programming

Preferred Qualifications

  • Master s or PhD degree in Electrical Engineering, Computer Engineering or related areas.
  • Experience in modeling, and driving power and performance trade-offs in ASIC Architecture.
  • Experience and knowledge in Machine Learning Silicon architectures.

Key Skills

About Company

Similar Jobs

3-7 yrs
Bengaluru
Skills:
low power design, systemverilog, Rtl Design, Architecture, ASIC ASIC design
2-4 yrs
Bengaluru, India
Skills:
C, Usb, Pcie, Verilog, Networking Protocols, Ethernet, Python, Palladium, systemverilog, hybrid flows, emulation methodologies, Zebu, Protium
6-8 yrs
Bengaluru, India
Skills:
Perl, Verilog, Python, Tcl, Cadence Palladium, Siemens Veloce, Synopsys ZeBu, systemverilog
9-10 yrs
Bengaluru
Skills:
Verilog, Design Verification, implement IP/SoC verification plans, systemverilog, C/C++, ASIC development cycles