Search Jobs

Search by job, company or skills

ASIC Design Verification Engineer

ASIC Design Verification Engineer

Cisco
4-8 Years

This job is no longer accepting applications

Job Description

  • Develop test plans, cover points, and qualification tests
  • Perform end-to-end verification of design blocks and top-level
  • Build and maintain block, cluster, and top-level DV environment infrastructure
  • Construct testbenches components like scoreboard, agents, sequencers, and
  • monitors
  • Write tests, debug regressions, and drive to module verification closure
  • Collaborate with designers and verification engineers for cross-block verification
  • Upgrade configuration/reset sequences (APIs)
  • Develop environment and tests for emulation
  • Ensure complete verification coverage through code, functional coverage, and gate level simulations
  • Support post-silicon bring-up and optimize integration and performance

Role: Robotic Test Engineer

Industry Type: IT Services & Consulting

Department: Engineering - Software & QA

Employment Type: Full Time, Permanent

Role Category: Quality Assurance and Testing

Education

UG: Any Graduate

PG: Any Postgraduate

More Info

Job Type:
Function:
Employment Type:

Key Skills

About Company

Cisco has been active in India since 1995 and is a major contributor to the country's digital growth. India serves as Cisco’s second-largest research and development hub outside the U.S. The company supports digital initiatives in sectors like agriculture, education, and transportation. Through the Cisco Networking Academy, it also helps skill India’s tech workforce. In 2024, Cisco launched its first manufacturing unit in Chennai, aiming to boost local production and exports. This facility is expected to generate over $1.3 billion annually and create more than 1,200 jobs.

Similar Jobs

5-9 yrs
Bengaluru, India
Skills:
System VerilogBuilding test benches from scratchASIC verification using UVM
7-9 yrs
Bengaluru, India
Skills:
System VerilogBuilding test benches from scratchASIC verification using UVM
9-10 yrs
Bengaluru
Skills:
VerilogDesign Verificationimplement IP/SoC verification planssystemverilogC/C++ASIC development cycles
3-7 yrs
Bengaluru
Skills:
Design VerificationASIC DesignVerification PlanningsystemverilogRtl Design
2-4 yrs
Bengaluru, India
Skills:
VcsSystem VerilogprogrammingPythonScriptingUVM testbench developmentNCSimformal model equivalence checkingverification of SerDes IP block interfacesAsic verificationModelsimverification of HBM memory interfaces