
Search by job, company or skills

Analog Layout Engineer
Exp- 4 to 8 Yrs
Location- Hyderabad
JD
1. TSMC 16/12nm,7nm,5nm,3nm and below
2. Responsible for Design and development of critical analog, mixed-signal, custom digital block and full chip level integration support.
3. Verification flows - LVS/DRC/DFM/Antenna check/EMIR experience.
4. Responsible for on-time delivery of block-level layouts of acceptable quality.
5. Expertise in Cadence VLE/VXL and Mentor Graphic Caliber DRC/LVS is a must.
6. BE or MTech in Electronics/VLSI Engineering
7. Good communications skills as we work with cross-functional teams.
8. Share the profiles who have good hands-on experience in recent times on lowers nodes.
Interested candidates can share resume to [Confidential Information]
Job ID: 150853583
Skills:
layout techniques for analog and mixed-signal circuits, Cadence Virtuoso Layout Editor VLE VXL, Mentor Graphics Calibre DRC LVS
Skills:
temperature sensors , Analog Layout, Mixed Signal Layout, Cadence VXL, Electro Migration, Mixed Signal Blocks, Signal Layout Engineer, Semiconductor, physical verification of layouts, LVS, DRC, "Signal Layout"
We don’t charge any money for job offers