Search by job, company or skills

S

Analog design, Senior Engineer

4-9 Years
Save
new job description bg glownew job description bg glownew job description bg svg
  • Posted 29 days ago
  • Be among the first 20 applicants
Early Applicant
Quick Apply

Job Description

We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content

Join us to transform the future through continuous technological innovation, You Are:

An experienced and passionate Analog Design Engineer with 1-3 years of experience in the field

You have a strong background in CMOS processes and deep submicron process technologies

You understand the intricacies of CMOS circuit design and layout methodology, and you have a basic understanding of analog/mixed signal circuitry

Familiarity with ESD concepts is a plus

You are knowledgeable about ASIC design flow and JEDEC requirements for DDR interfaces and standards

You excel at executing circuit design tasks with a focus on quality and efficiency

Your communication skills are excellent, enabling you to interact effectively with internal development teams, What Youll Be Doing:

Designing DDR/HBM Memory Interface I/O circuits and layouts, including GPIO and special I/Os, Collaborating with the DDR/HBM PHY team, package engineers, and system engineers to meet design specifications, Ensuring adherence to best practices in circuit design and layout methodology, Conducting thorough design reviews and contributing to the continuous improvement of design processes, Staying updated with the latest advancements in analog design technologies and methodologies, Documenting design processes and providing support for design validation and testing, The Impact You Will Have:

Enhancing the performance and reliability of our analog and mixed-signal circuits, Contributing to the development of high-performance DDR/HBM Memory Interfaces, Supporting the overall success of our chip design and IP integration projects, Driving innovation in analog design methodologies and processes, Ensuring our products meet the highest standards of quality and efficiency, Helping Synopsys maintain its leadership position in the semiconductor industry, What Youll Need:

Bachelor's or Master's degree in Electronics or Electrical Engineering, 1-3 years of experience in CMOS processes and deep submicron technologies, Proficiency in CMOS circuit design and layout methodology, Basic understanding of analog/mixed signal circuitry, Familiarity with ASIC design flow and JEDEC requirements for DDR interfaces, Who You Are:

A detail-oriented engineer with a passion for analog design, An effective communicator who collaborates well with cross-functional teams, A problem-solver who can analyze and address design challenges efficiently, A continuous learner who stays updated with industry trends and advancements, A team player who contributes to the overall success of the project, The Team Youll Be A Part Of:

You'll join a dynamic and innovative team of engineers focused on advancing our analog design capabilities

Our team is dedicated to pushing the boundaries of technology and delivering cutting-edge solutions for the semiconductor industry

We value collaboration, creativity, and a commitment to excellence in everything we do, Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs

Our total rewards include both monetary and non-monetary offerings

Your recruiter will provide more details about the salary range and benefits during the hiring process,

More Info

Job Type:
Industry:
Function:
Employment Type:
Open to candidates from:
Indian

About Company

Job ID: 115915423

Similar Jobs

Bengaluru

Skills:

CMOS process and circuit designAnalog/Mixed-signal design fundamentalsASIC design flowJEDEC DDR interface standardsESD conceptsCircuit layout methodology

Bengaluru, India

Skills:

bandgap references ComparatorsStatisticsMOS DiodesTransistor layout fabrication processAnalog Circuit DesignMonte Carlo analysisLevel ShifterSchmitt TriggerStatistical DistributionsSchematic generationLDMOSESD protection circuits for CMOS ICPower FETsAmplifiersCurrent Mirrors

Bengaluru, India

Skills:

bandgap references temperature sensors AC simulationsSchematic Maestrofrequency responsemixed-signal circuit designlow-noise Sigma-Delta convertersDC operating pointop-ampsmismatch analysisbiasing circuitsnoiseINLprecision analog circuitsDNLStabilityCMOS technologiesADEXLLayout XLLDOsTHDSpectre AMSCadence Virtuoso suite

Bengaluru, India

Skills:

analog CMOS designmixed-signal ADC designsensor interfacesLDOsCadence ToolsDACsSigma-Delta ADCscircuit simulations

Bengaluru, India

Skills:

SpiSoc ArchitectureVerilogI2cSystem VerilogPythonUsbPerlEthernetArmTclBus Matrix designMIPSDFT conceptsRtl DesignSynthesisRDCPeripheral IPsPower estimationsTiming constraint SDCASIC design flowLINTFormal CDCMBISTAMBAAxiBUS ProtocolsLow-power designTiming Analysis