
Search by job, company or skills
Position Summary
About Samsung Semiconductor India Research (SSIR)Role and Responsibilities
Roles and Responsibilities
. Strong knowledge of mixed signal verification fundamentals
. Experience with behavioral modelling of analog blocks like switching converters and LDO's using SV/Verilog/Verilog-AMS/VerilogA
. Experience of Real model creation and model validation
. Prior experience with verification of Power management IPs and SOCs - Desirable
. Strong background in verification fundamentals, verification planning and environment development is must
. Experience in PSL/SV assertions development
. Should be process oriented and have passion for scripting and automation
. Should have good soft skills and experience of working collaboratively in cross-site environment
Skills and Qualifications
Experience - 4 to 8 Years of experience
Qualifications
Disclaimer
By submitting this application, I confirm that I will not disclose or use proprietary information, trade secrets or confidential materials obtained from or belonging to my current or past employers during the recruitment process or future employment with Samsung Semiconductor India Research, a division of Samsung R &D Institute India Bangalore Private Limited
. Please visit to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click .
Job ID: 152610287
Skills:
monte carlo , Python, Functional Coverage, power management, Analog Mixed-Signal, Uvm, Assertions, systemverilog, Pvt, Mixed-Signal Debug, Verification Automation, RNM, AMS Verification, Verilog-AMS, Spice, AMS Simulation, PMIC
Skills:
Perl, Shell Scripts, Python, Tcl, Synopsys XA VCS, Verilog-AMS, Spectre AMS Designer, SystemVerilog RNM Real Number Modeling, Cadence Virtuoso, SystemVerilog UVM
Skills:
System Verilog, Visual Studio Code, Uvm, Spectre, Cadence Xcelium-AMS, Hspice, Mixed-Signal verification, GitHub Copilot
Skills:
Verilog, Uvm, testbench creation, code coverage analysis, DFI protocols, logic simulation, systemverilog, Verilog-A, score boarding, AMS simulations, RTL debugging