
Search by job, company or skills
Showing 2 jobs
Skills:
Calibre, design-rule constraints, FinFET technology nodes, layout optimization, physical verification methodologies, custom layout design, DRC, Parasitic Extraction, LVS, SRAM memory layout, Cadence Virtuoso
Skills:
cadence schematic capture , Calibre, Cadence Tools, Hercules, Virtuoso Layout, Layout XL
