layout verification , Ant, SKILL Programming, FinFET layouts, Dfm, LVS, EM, Ir, Cadence Virtuoso Layout suite, Script Programming, LPE, PERC, AI automation in layout, Analog Mixed-signal IP development, Physical Design flow, LEF generation, ERC, DRC, PNR, Siemens CALIBRE verification tools