Automation Frameworks, AMS verification, SV testbenches, UVM Test Bench, SystemVerilog PLI coding, DRAM Design Verification, Verilog simulations, Verilog Real Number Models, Digital Mixed Signal Verification, SV UVM based Verification

Uvm, systemverilog, SoC Verification, IP verification, coverage-driven verification, constrained-random testing