RTL and netlist-based DFT flows, Boundary Scan TAP Controller, IEEE 1500 P1500, DC characterization, Scan Insertion, Synthesis and Formal Verification tools, ATPG for Stuck-at and At-Speed faults, DFT simulation with and without SDF, Scan coverage analysis and improvement, MBIST insertion and simulation