
Search by job, company or skills
Showing 9 jobs
Skills:
tolerance analysis , Capability Studies, resins, Mechanical Aptitude, Fea, Injection Molding, engineering work plans, Plating, Metals, Product Design, electrical connector design, stamping, Dfmea, assembly, Doe, statistical methods

Skills:
VA VE implementation, Tolerance stack up analysis, Proof of Concepts prototyping and testing, CAD software, Dfmea, Plastic Design, Fluid mechanical concepts, Dfm, Design Calculations, SolidWorks PDM, New Product Development, DFA
Skills:
bill of materials , manufacturing processes , NPD, Vave, Wind-chill, Dfmea, Team Center, DVPN R, machining design, Creo, Sustenance projects, Tolerance stack up
Skills:
power optimization , Verilog, System Verilog, digital design principles, EDA Tools, Mentor Graphics, area trade-offs, Cadence, Timing Analysis, Synopsys
Skills:
tolerance analysis , Capability Studies, Fea, resins, Mechanical Aptitude, Injection Molding, engineering work plans, Plating, Metals, Product Design, electrical connector design, stamping, Dfmea, assembly, Doe, statistical methods
Skills:
altium , thermal management , ltspice , MATLAB, ALLEGRO, surge reliability, Si SiC devices, Reliability, environmental qualification, Simulink, gate drives, Psim, lithium-ion batteries, Pspice, magnetics, sensing isolation protection, EMC safety, grid-following operation, DC-link design, grid interacting ESS, UL IEC standards, PLECS, Cadence OrCAD, BMS integration
Skills:
Design Rule Checks (DRC), Layout-versus-Schematic (LVS), Analog Circuit Design, Post-silicon debug, Custom Layout, Floor Planning, Foundry-specific design guidelines, Analog Layout Design, Device matching, Parasitic-aware layout optimization
Skills:
bom creation , Solidworks, ECN, Catia, Ug, ECR, Dfmea, Team Center
Skills:
redhawk , Verilog, Fusion Compiler, Metal-only ECO Implementation, Timing Optimization, Signal Integrity Analysis, FLASH Process Technologies, Innovus, Calibre, low power design, GDSII Flow, VHDL, Physical Design, Starrcxt, Reliability Analysis, Clock Tree Synthesis
