Tcl Scripting, SDC constraints, Timing Constraints, Fusion Compiler, Synopsys Design Compiler, clock gating, LEC, low-power design, UPF, ECO flows

shell scripting, Tcl, Verilog, static timing analysis, Perl, VHDL, Synthesis, Synopsys DC PT tools