
Search by job, company or skills
Showing 5 jobs
Skills:
arm architecture , PERL, Python, Tcl, cdc, SoC level design integration, LINT, Digital Design, timing exceptions, CHI protocol, writing UPF, Timing Constraints, design reuse, automation using scripting techniques, RTL Coding, designing with multiple power domains
Skills:
arm architecture , PERL, Python, Tcl, cdc, SoC level design integration, LINT, Digital Design, timing exceptions, CHI protocol, Timing Constraints, writing UPF, design reuse, automation using scripting techniques, RTL Coding, designing with multiple power domains
Skills:
Linux Environment, Perl, Version Control Systems, Verilog, System Verilog, Python, Tcl, SOC tools, DFT technologies, UPF, Rtl Design, primetime, spyglass, Cadence Conformal, Synopsys Design Compiler, Questa CDC, VCS simulation
Skills:
Verilog, Soc, Timing Closure, IP integration, Synthesis, linting, systemverilog, ASIC, Digital Design, gate-level simulations
Skills:
Linux Environment, Perl, Version Control Systems, Verilog, System Verilog, Python, Tcl, SOC tools, DFT technologies, UPF, Rtl Design, primetime, spyglass, Cadence Conformal, Synopsys Design Compiler, Questa CDC, VCS simulation
