Vcs, Perl, Python, Tcl, Sta, Verdi, Gate-Level Simulation, reset clock-domain issues, RTL-to-netlist flow, Timing Concepts, Uvm, systemverilog, SDF annotation, X-propagation

Perl, Verilog, Vcs, Python, Conformal, SDF timing, EDA Tools, IES, systemverilog