synopsys tools , Verilog RTL coding, Power Compiler, formal verification tools, IC Compiler, primetime, Design Compiler, CMOS VLSI development, Digital Design

Verilog, System Verilog, RTL Coding, Full Chip Integration, System Verilog assertions, scripting in Perl

Pcie, Verilog, System Verilog, RTL Coding, CXL, FPGAs

Verilog, System Verilog, scripting in Perl, System Verilog assertions, RTL Coding

Fcoe, Ethernet, spyglass, Verilog RTL coding, Verplex LEC, high-speed serial interfaces, Synopsys Design Compiler, multi-domain clock synchronization, high performance memory subsystems, ASIC debugging

Coding, Usb, Verilog, Ethernet, Pcie, Sata, Rtl Design, RTL, ASIC Design, Principal

C, System Verilog, Python, Synthesis, Behavioral coding, Synthesis and SDC Creation, low power design, Debugging verification test cases, Digital architecture, Design Architecture, Design implementation, Synthesis constraint generation, Low-power designs, Digital RTL, Scripting of design automation, power management, Embedded uC Designs, Timing Analysis, Dft, uC Based subsystems

C, System Verilog, Python, Design implementation, Synthesis, Behavioral coding, Synthesis and SDC Creation, low power design, Debugging verification test cases, Digital architecture, Digital RTL, Scripting of design automation, Embedded uC Designs, Timing Analysis