static timing analysis, Verilog, Synthesis, Design Reviews, SoC debug architecture, SoC integration, DFT concepts, formal verification tools, ARM coresight components, systemverilog, Rtl Design, Simulators, formal verification, constraints timing analysis, Optimization Techniques, Verification, APB protocol

arm architecture , C, Eclipse, Spi, Groovy, Svn, Embedded Rtos, Shell, Jtag, I2c, Python, Usb, Uart, Jenkins, Git, Iar, MCUXPresso, LPC-Link, J-Link, LPCexpresso, 32 bit platforms, Target Debuggers, Visual Studio Toolchain, Keil

Java, Saml, Linux, Gdb, Python, Graphql, REST, Datapath packet path, Web Application Frameworks, linkers, GRPC, Compilers, OpenIDC, Multithreaded asynchronous programming, Loaders, Inline debugging, Perf tools