bandwidth management , Microprocessor Cores, interconnects, standard IP components, systemverilog, hierarchical memory subsystems, Specman E, constrained-random verification, Verification, IP subsystem SoCs, packet processing, congestion control, Debug

Soc, VHDL, Asic Design Verification, ASIC development, systemverilog, ip design