System Verilog, Uvm, test plan generation, environment development, SV, Functional Verification, environment planning

systemverilog, UVM methodology, test plan reviews, testbench development, debugging complex IP designs