pipelining , Debugging, Perl, Verilog, Python, Tcl, Analytical Skills, Reset architecture, Clock domain crossing CDC, Micro-Architecture, Linting, Digital Design Fundamentals, systemverilog, FSM design, Synthesis, RTL quality checks, RTL Coding, Low-power design methodologies, ASIC SOC design, Timing Concepts

Cache, Soc Architecture, Perl, Verilog, Python, power analysis, Synthesis, memory compression, FPGA design verification, systemverilog, digital logic design principles, logic synthesis techniques, RTL design concepts, Dft, FPGA and emulation platforms, fabric coherence, DRAM, low-power design techniques, assertion-based formal verification

2d graphics , Verilog, C++ Programming, Opengl, Directx, Gpu, RTL, 3D Graphics, systemverilog, Rtl Design

Verification methodology., IP design verification, Functional coverage, systemverilog, LINT, ARM SoCs, Rtl Design

C, Vcs, Perl, Verilog, Hardware Emulation Platforms, cdc, ASIC SoC development cycle, systemverilog, Rtl Design, spyglass, EVE, Veloce, ASIC Design, formal verification