Logic Design, debug and trace architectures, hardware root of trust, ASIC SoC architecture, boot reset and power management architectures, AI ML accelerator architectures, Systems engineering, secure debug, hardware security principles, ARM CoreSight, secure boot

Machine learning (ML) SoCs, Soc Architecture, ASIC design flows, Power/performance/area tradeoffs, RTL integration, Hardware/software interface optimization