Pvs, Makefile, Tcl, Python, Perl, hierarchical physical design strategies, EM-IR, ASIC design flow, Physical Verification, deep sub-micron technology issues, Physical Design, Innovus, Quantus, Tempus, Voltus, formal verification, Timing Closure, Tk, Cadence implementation tools, Genus