Safety market. As a member of the Functional Safety Design Verification Team for Xtensa processors you will be responsible for development and verification of hardware and software safety mechanisms. You will implement simulation or emulation test benches, assembly/C language diagnostics, assertion checkers or coverage monitors to meet target safety and product verification goals. You will also assist with fault simulation and analyzing coverage information. You will work closely with the RTL, EDA, and Functional Safety teams. You will develop and deliver functional safety work products, including documentation needed for product safety certification.

Required Skills and Experience:

8-10 years of design verification experience
BS (or higher) in EE/Computer Engineering
Experience in leading a small team
Excellent knowledge of computer architecture/micro-architecture and design verification fundamentals
Expertise with Verilog and popular EDA simulation, SystemVerilog assertions and functional coverage
Good working knowledge of scripting languages like Perl, Unix shell or similar languages
Knowledge of technical safety concepts and requirement specifications according to ISO 26262
Proficient with C language and assembly language
Excellent written and oral communication skills necessary
Exposure to debugging netlist/gate level simulation.
General understanding OS.
Exposure to MISRA coding guidelines
Experience in fault simulation tools and methodologies

We're doing work that matters. Help us solve what others can't.

19:T6c6,Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to

Principal Design Engineer