Search by job, company or skills

7-10 Years
Not Disclosed
  • Posted 13 hours ago
  • Be among the first 10 applicants

Job Description

Company Description Core Asic Inc is a customer-focused VLSI design and verification services company with operating entities in Bangalore, India and Austin, Texas. The company provides complete spec-to-silicon turnkey solutions, including firmware co-development, for clients across diverse semiconductor and IoT applications. Its experienced team of engineers and technology experts delivers silicon-proven platform solutions for IP design and verification, VIP development, SoC verification, and emulation services. Core ASIC emphasizes on-time delivery, strong client alignment, and a focus on technology, time-to-market, and ROI to serve as a long-term partner in growth for its clients.

STA Lead:

Years Of Experience: 7-10 Years

Key skills: Static Timing Analysis, Prime Time, Timing Closure, Constraints Development, MCMM Analysis, Signal Integrity, Crosstalk Analysis, Sign-off

Job Description:

Drive block and chip-level timing closure activities. Develop timing constraints, perform MCMM analysis, identify setup and hold violations, conduct SI and crosstalk analysis, and collaborate with RTL, Synthesis and Physical Design teams for final timing sign-off.

Key Skills

MCMM Analysis

Sign-off

Constraints Development

Crosstalk Analysis

Prime Time

About Company

Similar Jobs

7-10 yrs
Bengaluru, India
Skills:
Static Timing Analysis, Timing Closure, MCMM Analysis, Sign-off, Crosstalk Analysis, Constraints Development, Signal Integrity, Prime Time
8-10 yrs
Bengaluru, India
Skills:
Static Timing Analysis, Constraints, Timing Closure, industry-standard STA tools
10-12 yrs
Bengaluru, India
Skills:
System on a Chip (SoC), Design for Testing (DFT), Very-Large-Scale Integration (VLSI) design, Static Timing Analysis (STA), coding constraints, scripting with TCL, low power designs
7-9 yrs
Bengaluru, India
Skills:
Tcl Scripting, PTECO, AOCV, physical design flow, Tweaker, process variations, POCV analysis, SDC constraints, DFT modes, OCV, timing corners, primetime, high frequency blocks, Signal Integrity, Timing Closure, STA tool Tempus, full-chip STA closure, ECO implementation, DMSA, modes
6-10 yrs
Bengaluru, India
Skills:
Synopsys Design Constraints (SDC), Static Timing Analysis (STA), primetime, Fusion Compiler, ICC2, Mentor Graphics