Q
STA CAD Methodology Engineer, Sr Lead
Q
STA CAD Methodology Engineer, Sr Lead
QualcommThis job is no longer accepting applications
Job Description
Company
Qualcomm India Private Limited
Job Area
Engineering Group, Engineering Group > Hardware Engineering
General Summary
Job Description
We are looking for a highly experienced STA/Timing CAD Methodology Lead to own, architect, and scale the next generation of static timing analysis methodologies for cutting‑edge, high‑performance SoC designs. In this role, you will be the technical force behind enabling robust STA flows, accelerating ECO convergence, and shaping the timing closure strategy for complex designs in advanced technology nodes.
Minimum Qualifications
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
Additional Job Description
What You Will Lead & Influence
As The STA CAD Methodology Lead, You Will
We Are Looking For a Leader With
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
Qualcomm India Private Limited
Job Area
Engineering Group, Engineering Group > Hardware Engineering
General Summary
Job Description
We are looking for a highly experienced STA/Timing CAD Methodology Lead to own, architect, and scale the next generation of static timing analysis methodologies for cutting‑edge, high‑performance SoC designs. In this role, you will be the technical force behind enabling robust STA flows, accelerating ECO convergence, and shaping the timing closure strategy for complex designs in advanced technology nodes.
Minimum Qualifications
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
Additional Job Description
What You Will Lead & Influence
As The STA CAD Methodology Lead, You Will
- Define, develop, and deploy industry‑leading STA and ECO methodologies across multiple design teams.
- Drive continuous innovation in timing flows, improving runtime, accuracy, and overall execution efficiency.
- Own end‑to‑end STA methodology, from constraints development to timing closure sign‑off.
- Collaborate closely with PNR, RTL, Extraction, and Technology teams to ensure smooth convergence at both block and top levels.
- Tackle complex timing challenges on advanced nodes to guarantee first‑time‑right tapeouts with exceptional quality.
- Guide and mentor a high‑performing STA CAD team, fostering a culture of excellence, ownership, and innovation.
We Are Looking For a Leader With
- Deep knowledge of the ASIC design cycle, with strong expertise in timing closure flows and methodologies.
- 5+ years of hands-on experience in STA constraints, timing analysis, and closure.
- Expert-level proficiency in industry-standard STA tools such as PrimeTime, Tempus, Tweaker, PrimeClosure.
- Strong understanding of advanced STA concepts, OCV/POCV/AOCV, SI/IR implications, and timing bottlenecks at advanced nodes.
- Scripting mastery in TCL, Perl, Python, enabling robust automation and flow enhancements.
- Solid background in PNR, extraction, and timing-driven optimization.
- Experience with constraints verification tools (e.g., Fishtail(TCM)/Timevision) - a strong plus.
- Demonstrated technical leadership skills with the ability to influence, mentor, and lead a team.
- Experience with Multi-die, Die-to-Die interfaces, and 3DIC Signoff solutions preferred.
- Knowledge of Hierarchical Timing Signoff (HyperScale/Boundary model) solutions
- BE/BTech + 10 years of experience, or
- ME/MTech + 10 years of experience in VLSI, EDA, CAD, or related domains.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
More Info
Job Type:
Industry:
Function:
Employment Type:




