Search by job, company or skills

Sr. Design Verification Engineer

Early Applicant
  • Posted 17 hours ago
  • Be among the first 10 applicants

Job Description

5+ Years Experience in System Verilog and UVM methodology

Hands-on expertise in high-speed interface protocols (PCIe / CXL/UCIE/USB / DDR / Ethernet / AXI, etc.)

Good understanding of verification concepts, coverage, assertions, and debugging

Experience with simulation tools (VCS, Questa, Xcelium, etc.)

Strong analytical & problem-solving skills

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 153867975

Similar Jobs

Bengaluru, India

Skills:

TclSystem VerilogPythonPciePerlSVAassertion-based verificationCoresightUvmUPFSMMUCHIcoverage-driven testingCXLformal verificationpower-aware verificationAxi

Bengaluru, India

Skills:

code coverage System VerilogIC verification toolsCover groupsDIMMDDR5DDR4UvmFunctional coverageAssertionsLPDDR5

Beware of Scammers

We don’t charge money for job offers