

Search by job, company or skills

Job Title: Senior STA Engineer (Static Timing Analysis)
Location: Hyderabad
Experience: 5+ years
At Best Nanotech, we are pushing the boundaries of Moore's Law. Our silicon powers the world's most advanced [Product Type, e.g., Data Centers/Smartphones]. Our Physical Design team is looking for a timing expert to own the sign-off convergence for our latest SoC.
The Role As an STA Engineer, you will be the gatekeeper of performance. You will be responsible for full-chip and block-level timing analysis and closure. You will work closely with the PD and RTL design teams to debug complex timing paths and drive the design to tape-out.
Key Responsibilities
What We Need (Requirements)
Nice to Have
Ready to Join Click Apply Now to start the conversation or email [Confidential Information]
Job ID: 136626003
Skills:
Tcl, Python, Perl, RTL to GDSII, LVF POCV variation formats, Constraint Generation, STA Static Timing Analysis, Cadence Tools, Tweaker Prime Time, Automation scripts, Timing ECO Implementation, Timing Closure, Timing Analysis, Digital design Implementation
Skills:
Tcl, Python, IO Timing interface budgeting, ECO generation flow, ASIC timing constraints generation, primetime, logic equivalence, PT-DMSA, Timing Closure, Dft, timing congestion
Skills:
synopsys primetime , Perl, Shell scripting, Python, Tcl
Skills:
Tcl, Python, PERL, ECO generation tools, primetime, Tempus, Tweaker