Search Jobs

Search by job, company or skills

Senior Layout Engineer

Senior Layout Engineer

smartsoc solutions pvt ltd
  • Posted 5 hours ago
  • Be among the first 10 applicants

Job Description


We are looking for hands-on Analog / Mixed-Signal / Custom Layout Engineers.

Experience: 8–10 Years

Notice period : 0-30 days

Location : Bangalore

Key Requirements

*Hands-on experience in from 130nm to 22nm is a must.

*Experience with Intel, Samsung, GF, or other leading foundries is good to have.

*TSMC 16nm/5nm/3nm experience is also good to have.

*Strong experience in critical analog, mixed-signal, and custom digital block layout, including full-chip integration support.

*experience with analog blocks such as regulators, charge pumps, power management blocks, etc.

*Expertise in LVS, DRC, DFM, Antenna, and EM/IR verification flows.Proven ability to deliver high-quality block-level layouts on schedule.

*Cadence Virtuoso VLE/VXL and Mentor Graphics Calibre DRC/LVS experience is a must.

*Ability to work independently and take ownership of layout deliverables, and lead a small team.

*Strong communication skills and ability to collaborate with cross-functional teams.

Minimum Qualifications: B.tech ,M.tech , Electrical/Electronics Engineering

Interested candidate please share the updated resume to [Confidential Information]

Key Skills

IR verification

Full-chip integration support

Custom digital block layout

DRC

Mentor Graphics Calibre DRC LVS

Similar Jobs

8-10 yrs
Bengaluru, India
Skills:
caliber , Verification Tools, Layout Design, Cadence Virtuoso
10-12 yrs
Bengaluru, India
Skills:
Perl, Python, Tcl, Skill, Calibre PVS, Cadence Virtuoso, High-voltage process technologies, IR drop, Physical verification tools, PEX, Reliability-aware layout, Antenna density, High-current routing, Layout methodology improvements, LVS, Parasitic control, Latch-up prevention, Electromigration, Noise isolation, Thermal effects, ERC, DRC, Extraction and reliability tools, Tape-out readiness, Guard rings
4-10 yrs
Bengaluru, India
Skills:
shielding , matching , Performance, parasitic effects, PEX, Cadence Virtuoso Custom Layout, 5nm FinFET, FinFET layout techniques, LVS, memory custom layout, design-rule requirements, SRAM bitcell memory arrays, layout optimization, ERC, DRC, sensitive-net routing, Calibre PVS, advanced-node tapeout, parasitics, guard rings, area density matching, symmetry, EM, Ir, layout-dependent effects
5-8 yrs
Bengaluru, India
Skills:
layout verification , automation, Cadence VLE, Mentor Graphic Calibre DRC, Layout Design, AI tools, skill coding