Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Search Jobs
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Senior Design Verification Engineer
thundersoft india private limited

Senior Design Verification Engineer

thundersoft india private limited
5-10 Years
  • Posted an hour ago
  • Be among the first 10 applicants

Job Description

Senior Design Verification Engineer

Location: Bangalore/Hyderabad

Exp- 5 -10 yrs

NP - 0-30 days

Job responsibilities:

· Create SoC Verification plan and develop C/SV/UVM based SoC verification tests

· Develop understanding on SoC Architecture and Test controller Architecture

· Develop SV / UVM based testcases for Test controller verification, MBIST verification and Functional vectors generation

Good understanding on Test controller / MBIST / DFT architecture

· Knowledge of industry standard interfaces, such as PCIE, LPDDR*, ONFI/NAND is desired.

· Interact with Architecture/Design/Tester teams to identify ASIC test vectors and functional patterns requirement

Proven experience in scripting languages such as Python / Perl / TCL

· Develop flows to automate verification environment development and drive team

· Involve in Vectors Bring-up activity and support ATE/Tester teams for Functional Characterization

Interested candidates can share resume to [Confidential Information]

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Engineering
Employment Type:
Full time

Key Skills

ONFI

LPDDR

NAND

C
Pcie
Perl
Python
Tcl
Last Updated: 16-09-2026 09:03:52 PM

Similar Jobs

Senior Design Verification Engineerleadsoc technologies pvt ltd
6-12 yrs
Bengaluru, India
Skills:
Aes, Perl, Python, Tcl, AES-XTS, MACsec, Uvm, SVA, systemverilog
Senior Design Verification Engineer, SSGAmazon Robotics
10-12 yrs
Bengaluru, India
Skills:
C, Perl, Python, Low power verification methods, FPGA emulator software environments, Emulation platforms, Uvm, systemverilog, Industry standard I/O interfaces, AMBA bus protocols, RTL development environments, Baremetal processor environments, Formal verification methods, UPF based low power verification, Transaction level modeling
Senior Design Verification Engineer, SSGAmazon Filters
10-12 yrs
Bengaluru, India
Skills:
Fpga, Perl, Python, Emulation, RTL, Uvm, systemverilog
Senior Design Verification Engineersilicon patterns
5-7 yrs
Bengaluru, India
Skills:
Tcl, Python, Perl, systemverilog, Functional Verification, UVM methodology, High-speed networking interfaces, Coverage-driven verification, Ethernet IPs, Emulation platforms or FPGA prototyping
Senior Design Verification Engineer, SSGAmazon Alliance
10-12 yrs
Bengaluru, India
Skills:
C, Fpga, Python, Perl, Uvm, RTL, AMBA bus protocols, systemverilog, Emulation platforms, Automation scripts, Transaction level modeling