Search Jobs
Search by job, company or skills
Search by job, company or skills
Job Title: Senior Verification Designer
Experience: 5+ Years
Location: Remote
Overview
Seeking experienced verification engineers to work on advanced AI connectivity and high-performance networking architectures.
Responsibilities:
Own verification strategy and execution for SoCs/IPs (Switches, NICs)
Build block and system-level verification environments
Develop UVM/SystemVerilog testbenches, checkers, and coverage
Drive coverage closure and signoff
Collaborate with RTL, architecture, and software teams
Contribute to verification methodology and infrastructure
Requirements
5+ years in ASIC/FPGA verification (SystemVerilog, UVM)
Strong experience in networking architectures (Switches, NICs, SmartNICs)
Knowledge of Packet processing, RDMA, Ethernet, PCIe, MAC
Proven experience with high-performance systems
Formal, emulation, or FPGA experience is a plus
B.Tech/M.Tech/PhD in relevant field
Job ID: 148384647
Skills:
Python, Systemc, MDV, simulation scripts, hybrid testbenches, regression systems, verification execution, Uvm, systemverilog, testbenches, CDV, coverage models
Skills:
Vcs, DDR, Shell, Pcie, Perl, Ethernet, Python, Verdi, CHI, IUS, Uvm, systemverilog, Axi, Questa, AHB
Skills:
Vcs, Git, Pcie, Ethernet, System Verilog, low-power verification techniques, cdc, Uvm, UPF, C Language, Axi, level shifter implementation, AMBA, FIFOs, APB, Questa, RISC-V CPU subsystems, clock reset architectures, power management strategies, AHB
Skills:
Unix, Makefile, Shell, Configuration Management, PERL, System Verilog, Python, Verification dashboarding tools, ARM CPU, PCI Express, Uvm, AMBA bus protocols, Ethernet bus protocols
Skills:
Verilog, advanced stimulus generation techniques, Uvm, coverage-driven verification, systemverilog
We don’t charge any money for job offers
