
Search by job, company or skills
Senior Design Verification Engineer
Experience : 5+ years
Location : Bangalore
Expert in SystemVerilog, UVM methodology, SVA
Strong debug and problem-solving skills
Experience with protocols (AXI/PCIe/DDR/NoC/etc.)
Interested,please drop your updated resume to [Confidential Information]
Job ID: 134562953