Search by job, company or skills

RTL Design Engineer

RTL Design Engineer

HCL TechBee
5-7 Years
Not Disclosed

This job is no longer accepting applications

Job Description

Job Summary:

We are looking for a talented and experienced RTL Design Engineer to join our team and play a key role in the design and development of next-generation ASICs/SoCs. You will be responsible for all aspects of RTL design, from concept to RTL coding, verification, and integration.

Responsibilities:

  • Develop RTL code for complex digital circuits using Hardware Description Languages (HDLs) such as Verilog or VHDL
  • Perform functional verification using simulation and formal methods
  • Participate in code reviews and ensure adherence to coding standards
  • Analyze timing performance and perform static timing analysis (STA)
  • Collaborate with design, verification, and synthesis teams to ensure successful tape-out
  • Stay up-to-date with the latest RTL design methodologies and tools

Qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's degree a plus)
  • 5-7 years of experience in RTL design for ASICs/SoCs
  • Proven experience in designing and verifying complex digital circuits
  • Proficiency in Verilog or VHDL
  • Experience with verification methodologies (e.g., UVM)
  • Strong understanding of digital design concepts (combinational logic, sequential logic, state machines)
  • Experience with SDC (Standard Delay Constraint) format for timing closure
  • Experience with scripting languages (e.g., Python, Perl) is a plus
  • Excellent communication, teamwork, and problem-solving skills

Benefits:

  • Competitive salary and benefits package
  • Opportunity to work on cutting-edge technologies
  • Collaborative and fast-paced work environment
  • Potential for professional growth and development

More Info

Job Type:
Industry:
Function:
Employment Type:

Key Skills

About Company

Similar Jobs

4-10 yrs
₹ 15 - 20 LPA
Remote
Skills:
Verilog, Rtl Design, RTL Coding, Micro-architecture, systemverilog, RTL Design Engineer
5-11 yrs
Bengaluru, India
Skills:
Perl, Shell scripting, Python, Sta, SDC constraints, RTL design using Verilog, ASIC SoC development, Timing Analysis, systemverilog, digital design concepts, VHDL, Functional Verification, RTL debugging, UVM-based verification environments, Timing Closure, synthesis flows
3-5 yrs
Bengaluru, India
Skills:
FPGA Design, Perl, Verilog, Python, systemverilog, Synthesis Checks, Digital Design, Custom IP Development
2-12 yrs
Bengaluru, India
Skills:
C, Clearcase, Cryptography, Aes, Encryption, Clearquest, Perl, Verilog, Python, System Verilog, LINT, cdc, RTL design using Verilog, hash functions, GMAC, signatures, LEC, SHA, private key, ASIC development tools, random number generator
3-8 yrs
₹ 4.5 - 15 LPA
Bengaluru, Hyderabad
Skills:
Verilog, Fpga, VHDL, systemverilog, ASIC Design, Synthesis Tools, Timing Analysis, Verification Methodologies, Physical Design, low power design