

Search by job, company or skills

Job Title: RTL Design Engineers
Exp Level: 4+ yrs
Loctaion: Hyderabad /Bangalore
Job Description:
• RTL coding knowledge
• Top-level (SOC) level basic industry standard Arch knowledge
• SoC & IP level Integration knowledge
• IPXACT knowledge
• IORING and Phys & GPIOs basic functionality
• Design Partitioning(Tilification) knowledge
• Design RTL quality checks:
• Tools knowledge:
• Design and scripting languages:
Job ID: 153642425
Skills:
conformal lec , Perl, Verilog, Python, Tcl, VC spyglass, IPXACT, IORING, LINT, Formality, VSI, UPF, Design Partitioning, Phys GPIOs, SoC IP level Integration, RTL Coding
Skills:
Verilog, LINT, Synthesis, spyglass, cdc, RDC, Timing, Ethernet protocols IP, PPA optimization, RTL optimization, systemverilog
Skills:
Perl, Verilog, Python, Makefiles, RTL Build flows, Chip Design Functions, SoC Verification, Physical Design, Rtl Design, Dft, Synthesis, System-On-Chip design implementation flow
Skills:
Tcp Ip, Pcie, Perl, Shell scripting, Ethernet, RDMA IPs, VCS simulation tool, Silicon IP development process methodologies, Verilog RTL design, Design for Test methodologies, DMAs, NVMe based Storage IP
Skills:
Automation Frameworks, Sta, LINT, Memory operation, Synchronous design concepts, power analysis, SoC design flows, CMOS Circuit Design, Rtl Design, spyglass, Synthesis, device physics, CDC methodologies