R&D Engineer
R&D Engineer
Broadcom- Posted 2 months ago
- Be among the first 10 applicants
Job Description
Job Description:
As part of TLR team (top-level-route), R&D Engineer is primarily responsible for :-
Experiance 4 to 8 years
R026551
As part of TLR team (top-level-route), R&D Engineer is primarily responsible for :-
- Place and Route, CTS, Routablity analysis with respect to congestion.
- Well versed in physical verification aspect, DRC, LVS, Antenna, LUP, ( chip finishing and Tapeout)
- Integration of analog blocks, Meeting RC requirements for manual/special signals
- Good understanding of calibre rule deck of DRC/LVS/DFM,DFY, ERC and ESD latchup.
- Responsible for all the integrity checks and post Tapeout eJob view release,
- Good scripting knowledge perl and TCL, familiar with caliber, Innovus,
- Understanding of VLSI fabrication process,
- Implementing timing ECOs. Implementing IR drop fixes, SPEF/GPD extraction, signal EM fixes, Noise analysis.
- Responsible for all the integrity checks and post Tapeout eJob view.
- Open to new responsibilities in context of rapid technological change.
- Good communication skills, work closely with the team members to accomplish PD milestone.
- Secondary competencies :- Good understanding of CTS, STA, PTSI and timing.
Experiance 4 to 8 years
R026551
More Info
Job Type:
Industry:
Function:
Employment Type:
Key Skills
RC requirements for manual special signals
IR drop fixes
CTS
Chip finishing
Timing ECOs
Tapeout
VLSI fabrication process
Integrity checks
Signal EM fixes
Calibre
Innovus
Noise analysis
SPEF GPD extraction
Integration of analog blocks
Post Tapeout eJob view release
About Company
Skills:
analog signal processing , ltspice , Orcad, MATLAB, microcontroller-based measurement functions, CTs, analog digital mixed-signal design, shunts, Simulink, amplification techniques, TMR sensors, energy meter design, Spice, communication interfaces, Hall sensors, current voltage power sensing products
Skills:
SPICE simulation, Timing Analysis Concepts, Correlation methodologies between characterization tools and STA flows, Design rule checks, Standard cell library characterization