- Posted 2 months ago
- Be among the first 10 applicants
Job Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Summary
We are looking for an experienced Principal Analog Design Engineer to drive the design and delivery of highspeed interface IPs, with a strong emphasis on DietoDie (D2D) interconnects based on the UCIe standard and advanced package technologies. The role requires handson ownership from architecture through silicon bringup, working closely with layout, verification, package, and system teams.
Key Responsibilities
- Architect, design, and deliver highspeed analog / mixedsignal circuits for DietoDie and chipletbased systems, including UCIecompliant interfaces.
- Own analog blocks for highspeed interfaces such as clocking, TX/RX frontends, termination schemes, biasing, and equalization support circuits.
- Drive architecture definition, feasibility analysis, and design tradeoffs considering signal integrity, power, noise, and packaging parasitics.
- Perform schematic design, simulation, and optimization across PVT corners using industrystandard EDA tools.
- Work closely with advanced package teams (2.5D / 3D, interposers, organic substrates) to cooptimize circuit and package design.
- Support layout reviews, parasitic extraction analysis, and postlayout signoff for highspeed performance.
- Collaborate with AMS verification, digital, and system teams to enable fullchip integration and validation.
- Participate in silicon bringup, debug, and characterization, including correlation with simulation results.
- Contribute to design methodology, checklists, and best practices for highspeed analog and D2D designs.
Required Qualifications
- Bachelor's or Master's degree in Electrical / Electronics Engineering or related field.
- 8+ years of handson experience in analog / mixedsignal IC design.
- Strong experience with highspeed interface design (e.g., DDR, PCIe, SerDes, DietoDie links).
- Solid understanding of UCIe standard concepts, D2D PHY requirements, and chiplet architectures.
- Experience working with advanced packaging technologies and understanding packageinduced effects on highspeed signaling.
- Proficiency in schematiclevel design, simulation, and debug across PVT corners.
- Strong fundamentals in analog circuit theory, signal integrity, noise analysis, and clocking.
Preferred / NicetoHave Skills
- Direct handson experience with UCIe PHY design or integration.
- Exposure to AMS verification flows and mixedsignal simulation environments.
- Experience with postsilicon debug and correlation.
- Knowledge of power integrity, thermal considerations, and packageaware design flows.
- Ability to mentor junior engineers and lead technical discussions.
What Success Looks Like
- Robust, scalable UCIe / D2D analog IPs meeting performance, power, and reliability targets.
- Smooth collaboration across design, verification, and packaging teams.
- Predictable execution aligned with project milestones and KPIs / OKRs.
- Strong ownership mindset from architecture to silicon.
We're doing work that matters. Help us solve what others can't.
More Info
Key Skills
noise analysis
UCIe standard concepts
analog circuit theory
advanced packaging technologies
About Company
Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com . Privacy Policy: Job ApplicantIf you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) . E-VerifyCadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify(64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.