Search by job, company or skills

C

Principal Design Engineer

8-12 Years
Save
  • Posted 6 days ago
  • Be among the first 10 applicants
Early Applicant
Quick Apply

Job Description

Key Responsibilities

Quality Management & Process Improvement

  • Participate in the global IP Quality Team
  • Define and implement quality management plans across design workflows
  • Drive continuous quality improvement initiatives across engineering teams
  • Maintain and enhance design quality procedures and standards

Root Cause Analysis & Issue Resolution

  • Perform root-cause analysis (RCA) for design and verification failures
  • Identify corrective and preventive actions (CAPA)
  • Assist design teams in preparing failure analysis reports
  • Support resolution of complex semiconductor design issues

Metrics & Reporting

  • Generate and analyze quality and defect metrics
  • Identify trends and report findings to management
  • Provide insights to improve engineering and design processes

Process Governance & Compliance

  • Ensure adherence to quality standards such as ISO9001 and ISO26262
  • Support external semiconductor foundry quality programs
  • Monitor proper use of bug tracking and issue management systems

Cross-Functional Collaboration

  • Work closely with analog and digital IC design teams
  • Conduct post-mortem reviews for projects and communicate findings
  • Collaborate across global engineering and design organizations

More Info

Job Type:
Function:
Employment Type:

About Company

Job ID: 148762105

Similar Jobs

Bengaluru, India

Skills:

CSystem VerilogPythonlow power designSynthesis constraint generationDigital architectureDebugging verification test casesEmbedded uC DesignsSynthesisDftpower managementScripting of design automationBehavioral codingDigital RTLTiming Analysis

Bengaluru

Skills:

VerilogPcieDebuggingRtl DesignsystemverilogUvmCXLPXCVlsiDigital DesignSoC Verification

Bengaluru

Skills:

SemiconductorQuality Improvement

Bengaluru, India

Skills:

static timing analysisEDA tools for synthesisVHDLverification methodologiesRTL design using Verilogclocking resetsSimulationTiming Analysislow-power design techniquesdigital IC ASIC designRTL quality tools such as Spyglass Lint CDC RDC

Bengaluru, India

Skills:

regulators VerilogMatlabSpectreTXIC design CAD toolsRXMixed signal circuitsDACsSpiceFiltersADCsHSIMBandgap bias circuitsPll