Search by job, company or skills

cadence

Principal Design Engineer

Save
new job description bg glownew job description bg glow
  • Posted 7 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities

  • Contribute to AMS design for High-speed Memory PHYs.
  • Responsible for major sub-system of Memory PHY like Tx, Rx or Clocking
  • Understand system specification, define design micro-architecture, and define the design hierarchy.
  • Participate in technical discussions with cross function teams
  • Fully accountable for AMS design quality and schedule
  • Own the design progress, identify potential risks, and mitigation plan for sub-system
  • Mentor and provide technical guidance to team working in the projects.
  • Contribute to AMS methodology improvements to boost efficiency and productivity.

Requirements/Qualifications

  • Bachelor's/Master's degree in Electronics/Electrical Engineering. Specialization in VLSI/Micro-electronics is preferred.
  • 7+ years of Analog Mixed Signal design experience
  • Sound knowledge on AMS design techniques and circuit architecture
  • Strong experience on high-speed circuits like Tx, Rx, CTLE, Amplifiers, Samplers
  • Exposure to Serdes, DDR, HBM technologies
  • Should have knowledge on all aspects of Mixed Signal IP design.
  • Experience on working with AMS verification and logic designers to achieve AMS circuit requirements
  • Hands-on experience on block, IP and system level design.
  • Should have involved in designing multiple IPs from Specification to Productization
  • Experienced in lab debugs on AMS IPs
  • Excellent communication and interpersonal skills, demonstrate teamwork and collaboration skills.

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 148088209

Similar Jobs

Bengaluru

Skills:

VerilogSystem VerilogFunctional VerificationLPDDRUvmDDR memory protocolsHBM

Bengaluru, India

Skills:

Unix ShellSystem VerilogPerlUvmGate Level Simulationsformal verificationNoCsDesign VerificationAutomated flowsInterconnects

Bengaluru, India

Skills:

regulators VerilogMatlabIC design CAD toolsRF and Analog DesignMixed signal circuitsTXBandgap bias circuitsRXSpiceADCsSilicon Germanium SiGe BiCMOSSpectrePllDACsHSIMFiltersBipolar Complementary Metal Oxide Semiconductor technology

Bengaluru, India

Skills:

Static Timing AnalysisPythonLogic DesignJasperPerlTclStaIR dropRTL implementationpost silicon validationDFT conceptsCadence ModusVerificationSynthesisATPG toolscoverage analysisScan InsertionRTL2GDS flowLogic Synthesisdebugging skillsRTL lint toolsATE debugLogic Equivalent CheckingEDA Tools

Bengaluru, India

Skills:

AreaPPA PerformanceMicro-architectureTimingLPDDR6Rtl DesignJEDEC specificationsDDR Controller