Power Architecture - Team Lead (PTPX, Power Artist)

We are looking for a technical leader to join and lead the SOC Power Modeling team in the AMD Client Computing and Graphics group. This role involves collaboration with many engineering teams including SoC architecture definition, IP design, integration/physical design, verification, platform architecture, software, and firmware. Contributions have a direct impact on the power & performance of AMD s Client products.

The Person:

The candidate should have strong SOC design process experience from front end to tapeout. The candidate will lead a team working closely with the SOC design teams on RTL and emulation-based power estimation, simulation and design flow extraction. The candidate must be organized, self-motivated and able to work effectively on teams large and small across multiple sites. He or she must be able to prioritize assignments and drive them to completion. Strong verbal and written communication skills are essential for driving technical discussions to successful and actionable outcomes.

Key Responsibilities:

• Team leader for Hyderabad based power modeling group, work with management to define department objectives and growth plans. Make recommendations to improve processes or procedures as appropriate. Implement changes to engineering processes based on new technologies or industry standards. Work with department management on recruiting, hiring, training, and team e valuations .
• Work with frontend RTL, DFT, Synthesis, and Physical design teams in the development of power intent (UPF) design at SoC level.
• Lead team with power estimates during the pre-silicon design process using Power Artist/PTPX emulation environments and ensure power objectives and goals are met.
• Work with RTL and physical design teams to scientifically assess and manage tradeoffs with impacts of power management options such as, but not limited to clock and power gating, device type mix and physical implementation options.
• Track IP power development through the design cycle ensuring it meets power budgets - leakage/dynamic at every milestone.
• Improve power design flows in areas of power modeling, clock power analysis, structural power validation, IP power intent.
• Work with design verification in validating low power design features at SoC and IP level.

Preferred Experience

• Extensive experience with Synopsys EDA tools, particularly PtPx/Power Artist.
• Detailed understanding of hardware emulation process, stimulus and EDA flow data extraction.
• Ability to define data reporting and requirements needs using EDA flows, Tcl and Python based scripting.
• Ability to work independently and lead a world-wide team.
• Excellent communication skills, written and verbal skills

Academic Credentials

• PhD or Master of Science degree in Electrical Engineering, Computer architecture, or Computer Science.
• 10+ years of experience.