Physical Verification Engineer
Physical Verification Engineer
leadsoc technologies pvt ltdEarly Applicant
- Posted 2 months ago
- Be among the first 10 applicants
Job Description
Physical Verification Engineer
Job Description
- Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.
- Co-work with Place & Route team to resolve full-chip layout integration issues.
- Work with various implementation team to drive Physical Verification
- Coordinates with internal IP owners on IP related issues.
- Coordinates with Manufacturing Team on DRC related issues.
- Provide automation solutions to improve efficiency in tape-out flow.
- Report on tapeout issues.
- Custom Layout
Requirement
- Bachelor/Masters Degree in Electrical/Electronics Engineering / Computer Science
- 3-10 years of physical verification or design experience
- Preferably well-versed in Calibre, ICV
- Proficient in script programming, such as, Tcl, Perl or C-shell
- Proficient in UNIX (Linux) platforms
- Track record of successful tapeout of chips
- Strong communication skills, problem solving and analytical skills
More Info
Job Type:
Industry:
Function:
Employment Type:
About Company
Skills:
Physical Verification sign-off flows and tools, PDK concepts, Physical Design implementation flow, Fusion Compiler, Foundry PDKs, ICC2, Tech LEF Design Rules, debugging and problem-solving skills, layouts, SVRF rule decks, Calibre, Innovus, backend design methodologies, ICV
Skills:
IC Validator, Physical Verification, Calibre ICV, pegasus, DRC, ESD Verification, LVS, 3D IC Design
Skills:
Perl, Python, Tcl, Calibre, Physical Verification, ERC, DRC, LVS, Dfm, Density
Skills:
Perl, Python, Tcl, Siemens Calibre, PERC, Calibre Interactive, TVF, Cadence Pegasus, EDA visualizer, LVS, CalibreDRV, Calibre DesignRev scripting, DRC, Tk, design for manufacturing, Cadence Virtuoso, SVRF
Skills:
OASIS, Python, Shell, Perl, Tcl, PERC, LVS, CDL, Dfm, SVRF-based automation, Verilog netlists, XOR methodologies, layout connectivity, antenna density, ASIC physical verification, Spice, Cadence Pegasus, DEF, LEF, Siemens Calibre nmDRC, metal-fill, ERC, DRC, Synopsys ICV, GDSII