Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin MakeoverAI Resume StudioAI Interview CoachAI Profile EdgeCareer Success Suite
Prep
Interview Preparation
Learn
Degree ProgramsCertificationGenAI CourseVskills Certifications
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

Physical Design Engineer
Mirafra Technologies

Physical Design Engineer

Mirafra Technologies
7-9 Years
Not Disclosed
  • Posted a month ago
  • Be among the first 10 applicants

Job Description

Greetings from #Mirafra Technologies!

Position: Physical Design – SoC Full Chip Lead

Key Responsibilities:

Own Physical Design for advanced technology nodes

Drive full-chip floorplanning based on architecture

Define timing targets across PVTs

Lead full-chip & tile P&R closure

Drive signoff activities including Physical Verification, IREM, and related flows

Collaborate with Architects, IP, CAD/Methodology, Package, and cross-functional PD teams

Optimize PPA, datapath latency, and power delivery

What We're Looking For:

7+ years of experience in SoC Physical Design with full-chip ownership and signoff

Strong expertise in advanced-node implementation

Excellent communication, stakeholder management, and presentation skills

Ability to collaborate effectively with global teams and senior architects

Education: Bachelor's or Master's degree in a relevant engineering discipline.

Interested or know someone who fits the role

Please share your profile or refer suitable candidates at [Confidential Information].

More Info

Job Type:
Permanent Job
Industry:
Semiconductor Manufacturing
Function:
Physical Design
Employment Type:
Full time

Key Skills

advanced-node implementation

Physical Verification

SoC Physical Design

full-chip ownership

datapath latency

signoff

power delivery

timing targets

Last Updated: 06-10-2026 08:22:47 PM

Similar Jobs

Lead Physical Design Engineerleadsoc technologies pvt ltd
8-10 yrs
Bengaluru, India
Skills:
Routing, Perl, Python, Tcl, CTS Clock Optimization, floorplanning, Placement Optimization, IR EM, Synopsys Fusion Compiler, Cadence Innovus, Physical Signoff, Power Planning, Eco, MMMC, PPA Optimization, STA Timing Closure, VLSI Physical Design, Synopsys ICC2
Senior Principal Physical Design EngineerAstera Labs
6-8 yrs
Bengaluru, India
Skills:
Verilog, System Verilog, python, Perl, Sta, Synthesis, Physical Verification, CTS, DFT tools, Extraction, Timing Analysis, Place And Route, Cadence, Synopsys
Lead / Staff/Sr. Staff Physical Design Engineersykatiya technologies pvt ltd
10-12 yrs
Bengaluru, India
Skills:
Scripting, EDA Tool Proficiency, Cross-Functional Collaboration, Risk Issue Management, Team Leadership Mentorship, SerDes IP Integration, Architecture Methodology, Technical Ownership Project Planning, RTL-to-GDSII Execution, Advanced Technology Nodes, Stakeholder Vendor Alignment, Timing PPA Closure, SoC-Level Physical Design
Physical Design Engineerscaledge technology
5-8 yrs
Bengaluru, India
Skills:
routing, Sta, CTS, ASIC PD methodologies, digital design fundamentals, Extraction, Floor Planning, PNR, Placement, EM IR closure, signoff
SoC Physical Design Engineer (Senior/Lead)Qualcomm
Q
5-8 yrs
Bengaluru, India
Skills:
power integrity , Routing, CTS, primetime, Fusion Compiler, floorplanning, ICC2, PDN Placement, Physical Verification, Calibre, Innovus, SoC ASIC Physical Design, Timing Closure, signoff methodologies