Physical Design Engineer - Innovus Experience, 4+ Yrs

Physical Design engineer - Innovus Experience, 2

Exp- 4+

NP- Immediate

Job Roles

Physical Design Planning

Floor planning: Create a floorplan that defines the placement of different functional blocks and components on the semiconductor die to optimize power, performance, and area (PPA).

Placement: Place and optimize logic cells, memory elements, and other IP blocks on the chip according to the floorplan. Balance trade-offs between area, timing, and power consumption.

Clock Tree Synthesis (CTS): Design and implement clock distribution networks to ensure synchronized clock signals throughout the chip, minimizing clock skew and jitter.

Qualifications: BTECH/MTECH

Experience: 4+ years of Experience

Location: Bangalore